Abstract: Gate sizing for timing optimization is performed extensively throughout electronic design automation (EDA) flows. However, increasing design sizes and time-to-market pressure force EDA tools ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback